

* Counter-type AD Converter:

- One of direct type ADCs




Fig: Counter-type AD Converter

Fig Description: ckt comprises of

- Binary Counter (with Reset control signal)

- DAC

- comparator


- AND gate

	<u>Comparator o/p</u>	
$V_a > V_d \rightarrow$	1	$\rightarrow$ Counting starts
$V_a \leq V_d \rightarrow$	0	$\rightarrow$ Counting stops

Working Principle:

- The counter is reset to zero count by reset pulse
- Upon release of RESET, the clock pulses are counted by binary counter

- clock pulses go through AND gate;
- No. of CLK pulses counted increase with time.
- This count will be represented in binary word, which is used as i/p of DAC
- DAC o/p is a staircase type
- If $V_a > V_d \rightarrow$ o/p of Comparator becomes high
 $\hookrightarrow$ AND gate is enabled
 $\hookrightarrow$ Allows the transmission of the clock pulses to the counter
- If $V_a \leq V_d \rightarrow$ o/p of comparator becomes low.
 $\hookrightarrow$ AND gate is disabled
 $\hookrightarrow$ counting stops.
- For a new value of analog i/p V_a , a second reset pulse is applied to clear the counter.



- Counter freq must be low enough to give sufficient time for the DAC to settle & for the comparator to respond.
- Drawback of this method $\rightarrow$ LOW SPEED.
 $\hookrightarrow$ Conversion time can be as long as $(2^n - 1)$ CLK ~~pulses~~ ^{periods} depending on the magnitude of i/p voltage V_a
- If analog i/p voltage varies with time, the i/p signal is sampled, using a sample & hold ckt before it is applied to ^{Compara}tor.

* Successive Approximation Converter : (Roy choudhary) (10.3.4)

- Uses a very efficient Code
- * Completes n -bit Conversion in just n -clock pulses / periods

- Fig 10.13 shows 8-bit Converter




Fig: Functional diagram of the successive approximation ADC

{ SAR → Successive Approximation Register

~~Working operation:~~

Description of Fig: ckt comprises of

- an op-amp comparator
- SAR (with start, EOC & CLK)
- DAC

comparator op
$V_a > V_d \rightarrow \text{logic } 1$
$V_a < V_d \rightarrow \text{logic } 0$

Working Principle:

- With the arrival of the START command, SAR sets MSB $d_1 = 1$ with all other bits to Zero so that the trial code is 10000000.
- o/p of DAC is V_d ; it is compared with i/p analog voltage V_a .

- If $V_a > V_d \rightarrow$ MSB is left at '1' & next lower significant bit is made '1' and further tested.
- If $V_a < V_d \rightarrow$ MSB is reset to '0' & next lower significant bit is made '1'.

Correct digital representation	Successive approximation register o/p V_d at different stages in the conversion	Comparator o/p
11010100 (212V) $\pm \frac{1}{2}$ (LSB)	10000000 (128V) $V_a > V_d$	1
	11000000 (192V) $V_a > V_d$	1
	11100000 (224V) $V_a < V_d$	0
	11010000 (208V) $V_a > V_d$	1
	11011000 (216V) $V_a < V_d$	0
	11010100 (212V) $V_a > V_d$	1
	11010110 (214V) $V_a < V_d$	0
	11010101 (213V) $V_a < V_d$	0
	11010100	

Advantages of this technique:

- Here Conversion time is independent of the i/p voltage
- High accuracy
- Easy to use
- Low power consumption

* Dual-slope ADC / Integrating type ADC:

- This type of ADC do not require s/l ckt at i/p .




Fig: Functional diagram of dual slope ADC
①

Fig. Description : CKT Consists of

- 3 op-amps
 - A_1 → buffer^{of} high i/p imp.
 - A_2 → Integrator
 - A_3 → Comparator
- n-stage counter ~ Ripple Counter
- Control logic ~ START, EOC & CLK

Working Principle:

NOTE: In this ADC, ^{first} analog i/p signal V_a is integrated for a fixed duration of 2^n clock periods.

→ Then it integrates an internal reference voltage V_R of opposite polarity until the integrator o/p is zero.

→ No. of clock ^{cycles} required to return the integrator to zero is, proportional to the value of V_a averaged over the integration period


→ N represents the desired o/p code

Circuit operation:

- Before the "start" command arrives, sw_1 is connected to ground & sw_2 is closed.
- offset voltages of A_1, A_2 & A_3 ^{appears across} ~~are stored in~~ C_{Az} till the threshold of the comparator is achieved
- Thus C_{Az} provides automatic compensation for the i/p-offset voltages of all the three amplifiers.
- when sw_2 opens $\rightarrow C_{Az}$ acts as a memory to hold the voltage required to keep the offset nulled.
- At the arrival of START command at $t=t_1$,
 - $\hookrightarrow$ control logic opens sw_2 & sw_1 connects to V_a and enables the counter starting from zero.
- Counter resets to zero after counting 2^N pulses.
- If T is the clock period, integration takes place for a time $T_i = 2^N \times T$ & the o/p is a ramp going ~~downward~~ downwards as shown in fig

* Dual slope A/D :

② Fig: Integrated o/p waveform for dual slope ADC



- At end of interval ~~Fig~~ T_1 , counter resets itself to zero & sw₁ is connected to Ref voltage ($-V_R$).
- Now, o/p voltage V_o will have a positive slope
- As long as V_o is negative, o/p of Comparator is positive & Control logic allows the clock pulse to be counted.
- When V_o becomes just zero at $t=t_3$, Control logic issues an end of conversion (EOC) command and no further clock pulses enter the counter
- It can be shown that the reading of the counter at t_3 is proportional to analog i/p voltage V_a .

From Fig (2),

$$T_1 = t_2 - t_1 = \frac{2^n \text{ counts}}{\text{clock rate}}$$

and $t_3 - t_2 = \frac{\text{digital count } N}{\text{clock rate}}$

For an integrator,
$$V_o \xleftarrow{\text{olp}} = \frac{-1}{R_C} \int V_i(t) \xrightarrow{\text{inp}}$$

Here, $\Delta V_o = \frac{-1}{R_C} V(\Delta t)$

→ At instant t_2 , $V_o = V_1$

Above eq → ∴ $V_1 = \frac{-1}{R_C} V_a(t_2 - t_1)$ — (1)

→ Also, V_1 is given by

$$V_1 = \frac{-1}{R_C} (-V_R)(t_2 - t_3) \text{ — (2)}$$

Equating eqs. (1) & (2)

$$V_a(t_2 - t_1) = -V_R(t_2 - t_3)$$

$$V_a(t_2 - t_1) = V_R(t_3 - t_2)$$

$$\therefore V_a(2^n) = V_R(N)$$

$$V_a = V_R \left(\frac{N}{2^n} \right)$$

$$\therefore t_2 - t_1 = 2^n$$

$$\& \quad t_3 - t_2 = N$$

$N \rightarrow$ digital count

$n \rightarrow$ n in stage counter

NOTE:

① Since V_R & n are const, $V_a \propto N$
analog i/p voltage count reading

$V_a \rightarrow$ independent of R, C & T

② Advantage of dual-slope ADC:

- ↳ Dual-slope ADC integrates the i/p signal for a fixed time, hence it provides excellent noise rejection of AC signals, whose periods are integral multiples of integration time T_i .
- ↳ Dual-slope converters are suitable for accurate measurement of slowly varying signals, such as thermocouples & weighing scales.

Disadvantage:

- ↳ long conversion time